

# Download File PDF Vlsi Objective Type Questions Answers

#Jenny



Finally I get this ebook, thanks for all these I can get now!

#Rio



Cool! I'am really happy

#Markus Jensen



I did not think that this would work, my best friend showed me this website, and it does! I get my most wanted eBook

#Hun Tsu



wtf this great ebook for free?!

#Che Salsa



My friends are so mad that they do not know how I have all the high quality ebook which they do not!

#Diego Butler



so many fake sites. this is the first one which worked! Many thanks

VLSI Objective Questions and answers

- 1) Chip utilization depends on \_\_\_\_
  - a. Only on standard cells
  - b. Standard cells and macros
  - c. Only on macros
  - d. Standard cells macros and IO pads
- 2) In SDRAM blockages \_\_\_\_ cells are placed.
  - a. Only peripheral cells
  - b. Top cells
  - c. Only buffers and inverters
  - d. Any cells
- 3) Why we have to remove scan chain before placement?
  - a. Because scan chains are group of flip flop
  - b. It does not have strong critical path
  - c. It is series of flip flop connected in FIFO
  - d. None
- 4) Delay between shortest path and longest path in the clock is called \_\_\_\_
  - a. Useful skew
  - b. Local skew
  - c. Global skew
  - d. Slack
- 5) Cross talk can be avoided by \_\_\_\_
  - a. Decreasing the spacing between the metal layers
  - b. Doubling the metal
  - c. Using lower metal layers
  - d. Using long nets
- 6) Pre-routing means routing of \_\_\_\_
  - a. Clock nets
  - b. Signal nets
  - c. IO nets
  - d. Bus nets
- 7) Which of the following metal layer has Maximum resistance?
  - a. Metal1
  - b. Metal2
  - c. Metal3
  - d. Metal4
- 8) What is the goal of CTS?
  - a. Clock tree synthesis
  - b. Clock tree synthesis
  - c. Clock tree synthesis
  - d. Clock tree synthesis

[Download PDF version of :](#)  
**Vlsi Objective Type Questions Answers**